Digital clock manager
Jump to navigation
Jump to search
![]() | This article has multiple issues. Please help improve it or discuss these issues on the talk page. (Learn how and when to remove these template messages)
|
A digital clock manager (DCM) is an electronic component available on some field-programmable gate arrays (FPGAs) (notably ones produced by Xilinx). A digital clock manager is useful for manipulating clock signals inside the FPGA, and to avoid clock skew which would introduce errors in the circuit.
Uses
Digital clock managers have the following applications:[1]
- Multiplying or dividing an incoming clock (which can come from outside the FPGA or from a Digital Frequency Synthesizer [DFS][citation needed]).
- Making sure the clock has a steady duty cycle.
- Adding a phase shift with the additional use of a delay-locked loop.
- Eliminating clock skew within an FPGA design.
See also
References
Categories:
- Wikipedia articles needing context from July 2015
- All Wikipedia articles needing context
- All pages needing cleanup
- Articles needing additional references from June 2024
- All articles needing additional references
- Articles with multiple maintenance issues
- All articles with unsourced statements
- Articles with unsourced statements from February 2016
- Gate arrays
- Electronic oscillators
- Integrated circuits
- Digital electronics
- Electronic design
- All stub articles
- Computer hardware stubs