Circuit design language
Jump to navigation
Jump to search
This article needs additional citations for verification. (August 2023) |
A circuit design language (CDL) is a kind of netlist, a description of an electronic circuit.[1] It is usually automatically generated from a circuit schematic. It is used for electronic circuit simulation and layout versus schematic (LVS) checks. It is similar to SPICE netlists, but with some extensions.
Several vendors such as Cadence Design Systems, Mentor Graphics, and Synopsys support CDL netlists, although their solutions may be proprietary and not readable by competing systems.
References
- ^ Doman, David (2012). Engineering the CMOS Library: Enhancing Digital Design Kits for Competitive Silicon. John Wiley & Sons. p. 256. ISBN 978-1-118-24304-6.
Categories:
- Articles with short description
- Short description matches Wikidata
- Articles needing additional references from August 2023
- All articles needing additional references
- Use American English from April 2019
- All Wikipedia articles written in American English
- Electronic circuits
- All stub articles
- Electronics stubs