File:Logic block pins.svg
Jump to navigation
Jump to search
Size of this PNG preview of this SVG file: 205 × 185 pixels. Other resolutions: 266 × 240 pixels | 532 × 480 pixels | 851 × 768 pixels | 1,135 × 1,024 pixels | 2,269 × 2,048 pixels.
Original file (SVG file, nominally 205 × 185 pixels, file size: 6 KB)
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 16:39, 1 March 2007 | | 205 × 185 (6 KB) | commons>Joelholdsworth~commonswiki | ==Summary== An example of the connections of an FPGA logic block. ==Source== Created by User:Joelholdsworth in Inkscape. Use of this work which I have created is allowed under the terms of the GFDL license. {{Created with Inkscape}} ==License== {{GFD |
File usage
There are no pages that use this file.
