File:Wafer flats convention v2.svg

From WikiProjectMed
Jump to navigation Jump to search

Original file(SVG file, nominally 150 × 150 pixels, file size: 13 KB)

This file is from a shared repository and may be used by other projects. The description on its file description page there is shown below.

Summary

Description

Wafer flats convention, based on Image:Wafer flats convention.PNG

Conventional meaning of flats in semiconductor wafers. Red denotes material that has been removed.

Wafer orientation is the orientation of the crystallographic plane in which the crystal grew. Wafer type indicated the type of doping.
Primary flat - indicates crystallographic planes of high symmetry (usually the {110} face).
Secondary flat - it's position relative to Primary flat or it's absence is indicating the doping type and the orientation of wafer.

  • Absence - p {111}
  • 90° - p {100}
  • 180° - n {100}
  • 45° - n {111}
Wafers under 200mm generally have flats indicating crystallographic planes of high symmetry (usually the {110} face) and, in old-fashined wafers (those below about 100mm diameter), the wafer's orientation and doping type. Modern wafers use a notch to convey this information, in order to waste less material. Orientation is important for wafer cleavage, and can affect other structural and electronic properties as well.
Date
Source

self-made,

 
This W3C-unspecified vector image was created with Inkscape .
Author Twisp
Other versions Wafer flats convention.PNG

Licensing

Public domain I, the copyright holder of this work, release this work into the public domain. This applies worldwide.
In some countries this may not be legally possible; if so:
I grant anyone the right to use this work for any purpose, without any conditions, unless such conditions are required by law.

Captions

Add a one-line explanation of what this file represents

Items portrayed in this file

depicts

29 February 2008

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current21:40, 24 September 2013Thumbnail for version as of 21:40, 24 September 2013150 × 150 (13 KB)commons>Cepheidenfixed position of secondary flat Silicon processing for the VLSI era - Vol. 1 - Process technology; S Wolf; RN Tauber - Lattice Press; 1986; ISBN 096167237; p. 23

There are no pages that use this file.

Metadata